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ABSTRACT
A novel method to calibrate the frequency response of a Phase-
Locked Loop is presented. The method requires just an additional
digital counter and an auxiliary Phase-Frequency Detector (PFD)
to measure the natural frequency of the PLL. The measured value
can be used to tune the PLL response to the desired value. The
method is demonstrated mathematically on a typical PLL topol-
ogy and it is extended to Σ∆ fractional-N PLLs. A set of simula-
tions performed with two different simulators is used to verify the
applicability of the method.
1. INTRODUCTION
Phase-Locked Loop (PLL) frequency synthesizers are building
blocks of all communication systems. An accurate PLL response
is required in many situations, especially when Σ∆ PLLs for di-
rect modulation [1] are used. In these types of PLLs, the data fed
into the Σ∆ modulator is often undergoing a pre-ﬁltering process
in order to cancel the low-pass PLL transfer function and thereby
to extend the modulation bandwidth [2]. The pre-distortion ﬁlter
presents a transfer function equal to the inverse of the PLL transfer
function and it is usually implemented digitally. Consequently, a
tight matching between the pre-distortion ﬁlter and the analogue
PLL transfer function is necessary to avoid distortion of the trans-
mitted data.
Especially for on-chip Voltage Controlled Oscillators (VCO),
the gain KV CO is typically the parameter with the poorest accu-
racy among the PLL analog components. However to establish an
accurate PLL transfer function only the productKV CO × ICP /C
needs to be accurate [3]. The PLL can then be calibrated by ad-
justing the Charge-Pump current; the problem is how to measure
the accuracy of the PLL transfer function.
A continuous calibration technique is presented in [4]. The
transmitted data is digitally compared with the input data and the
Charge-Pump current is then adjusted to compensate the detected
error. This method offers the possibility of continuous calibra-
tion at the expense of increased circuit complexity; since the er-
ror detection is based on the cross-correlation between input and
transmitted data, this approach will not work on unmodulated syn-
thesizers. An alternative approach is found in [5], where a method
based on the detection of pulse skipping is described. The pres-
ence of one or several pulse skips can be used as an indication of
the bandwidth. This method requires an input frequency step large
enough to push the PLL into its non-linear operating region and
only offers a rough estimation of the actual PLL bandwidth.
∗ This work was carried out as a part of an internship at the QCT
department of Qualcomm CDMA Technologies.
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Fig. 1. Classical PLL structure.
In this paper we present a simple and novel approach that
makes it possible to determine the characteristics of the PLL trans-
fer function by simply adding a digital counter and an auxiliary
Phase Frequency Detector (PFD).
The paper is organized as follows: in section 2 we present the
basic idea behind the method and in section 3 we discuss its math-
ematical formulation. The extension of the method to Σ∆ PLLs
is presented in section 4. Finally, in section 5, the results from
different simulations are compared with the theory developed.
2. MEASURING SCHEME
A calibration cycle is required by this method. Consider the typical
PLL topology in ﬁg. 1: to start the calibration, the switch toRcal is
closed and the calibration resistor Rcal is connected to the resistor
R. By reducing the total ﬁlter resistance, the loop transfer func-
tion presents under-damped characteristics. Note that, if the loop
transfer function is already designed with under-damped charac-
teristics, then the calibration switch is not necessary. By chang-
ing the ratio M of the fref divider or of the ratio N of the fout
divider, a frequency step can be applied to the PLL. The natural
frequency of the induced transient response can be indirectly mea-
sured by counting the UP/DOWN pulses produced by the PFD. If
the counter counts 1 up for each UP pulse and counts 1 down for
each DOWN pulse, then the maximum counter value is a measure
of the natural frequency of the PLL transfer function. This can
be seen in ﬁg. 2, where the expected behavior of the phase er-
ror together with the counter value trajectory are presented. The
Charge-Pump current can be adjusted so that the PLL natural fre-
quency is the desired one.
For the calibration method to work properly, the leakage cur-
rent in the Charge-Pump should be kept small and the trickle cur-
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Fig. 2. Phase error with corresponding UP/DOWN pulses.
rent (if any) should be turned off. Any leakage or trickle currents
will induce a static phase error at the PFD input. This, in turn,
means an increased number of pulses in one direction (e.g. UP
pulses). Consequently, the counter value is no longer an accurate
representation of the natural frequency.
The auxiliary PFD in ﬁg. 1 is required to generate stable
UP/DOWN pulses for the digital counter. A possible circuit imple-
mentation that works together with a typical PFD is shown in ﬁg.
3. The two set-reset ﬂip-ﬂops (SR-FF) are used to establish which
one between the UP/DOWN pulses occurs ﬁrst. This is necessary
because the UP and DOWN pulses are simultaneously high for a
length equal to the delay in the PFD reset path [5]. If the UP pulse
rises before the DOWN pulse, then a logical ’ONE’ appears at the
input of the top edge-triggered resettable D ﬂip-ﬂop (ﬁg. 3) and a
logical ’ZERO’ appears at the input of the bottom D ﬂip-ﬂop. The
UP pulse delayed through a couple of inverters clocks the ﬂip-ﬂop
and the negative transition of the REF clock resets the ﬂip-ﬂop.
Hence the ﬂip-ﬂop produces an UP_stable pulse whose length is
approximately equal to the REF semiperiod.
The opposite happens if the DOWN pulse occurs before the
UP pulse. If the PFD produces aligned UP and DOWN pulses (this
is the case if the input phase error is smaller than the dead-zone of
the PFD) then the UP_stable and the DOWN_stable signals are
high at the same time.
3. MATHEMATICAL DERIVATION
The mathematical formulation will be based on the PLL topology
of ﬁg. 1; however, the applicability of the method extends to other
topologies, as it will be demonstrated in the next section. We start
by deriving the PLL loop transfer function with the aid of the linear
model of ﬁg. 4:
Hloop(s) =
Icp(R · Cps + 1)KV CO
2πCps2N
(1)
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Fig. 3. Auxiliary circuit and digital counter.
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The transfer function from phase input to phase error is given by:
Φerr(s)
Φin(s)
=
1
1 + Hloop(s)
=
s2
s2 + 2ζωns + ω2n
(2)
where ωn =
√
ICP KV CO
2πCpNd
and ζ = R
2
√
ICP CpKV CO
2πN
and ωn
and ζ represent, respectively, the natural frequency and the damp-
ing factor of the PLL. A unit input frequency step corresponds to
an input phase ramp, with Laplace transform given by Φin(s) =
1
s2
. The Laplace transform of the phase error is then given by:
Φerr(s) =
s2
s2 + 2ζωns + ω2n
· 1
s2
(3)
The behavior in the time domain of equation 3 is the impulse re-
sponse of a second order system:
φerr(t) =
1
ωn
√
1− ζ2 e
−ζωnt sin (ω0t) (4)
where ω0 = ωn
√
(1− ζ2). As long as the phase error function
φerr(t) is positive, the PFD generates UP pulses. If the error
becomes negative, DOWN pulses are generated. Assuming a posi-
tive frequency step, an initial sequence of UP pulses is produced by
the PFD and the counter value increases monotonically. When the
phase error crosses the zero-error phase, occurring at tcross = πω0
according to equation 4, DOWN pulses start to appear decreasing
the counter value. Hence at the crossing time the counter reaches
its maximum value, Vmax; the crossing point can also be expressed
as tcross = Vmax · Tref , where Tref is the period of the REF
clock (ﬁg. 1). For stability reason [3], the PLL dynamics is always
much slower than the REF signal: the error introduced by quan-
tizing tcross is then insigniﬁcant. ω0 can then be approximated
as:
ω0 =
π
Vmax · Tref (5)
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4. EXTENSION TO Σ∆ PLL TOPOLOGIES
The applicability of the measuring technique will be now demon-
strated for Σ∆ fractional-N PLLs. These PLLs use high-order
multi-bitΣ∆modulators to dither the divider modulus; direct mod-
ulation is achieved by feeding the data into the modulator. Thus,
to measure ωo, the frequency step is, in this case, applied to the
Σ∆ modulator input.
The linear model of a Σ∆ fractional-N PLL is shown in ﬁg.
5. A complete derivation of the linear model can be found in [6].
The Loop Filter is typically a high-order structure to attenuate the
high-frequency quantization noise. In the example analyzed in this
section, the Loop Filter transfer function presents 4 poles (includ-
ing the Charge-Pump integration) and 1 zero. The mathematics
involved in this case is lengthier, but the ﬁnal transfer function can
be reduced to an equivalent 2nd order equation.
We start by ﬁnding the transfer function from the Σ∆ modu-
lator input to phase error Φerr(s). With the aid of ﬁg. 5, consider-
ing that the effect of the Σ∆ modulator Signal Transfer Function
(STF) is just adding a delay to the input data, the transfer function
is given by:
Φerr(s)
Σ∆in(s)
=
2π
N + µb
· e
−sTref
1− e−sTref
1
1 + Hloop(s)
(6)
where N + µb is the instantaneous divider ratio.
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Fig. 5. Σ∆ fractional-N PLL linear model.
Indicating with ω3, ω4, ω5 and z1 the high order poles and,
respectively, the zero of the Loop Filter, and by setting:
T 2eq =
1
ω24
+
1
ω4 · ω3 +
1
ω4 · ω5 +
1
ω23
+
1
ω3 · ω5 +
1
ω25
− 1
ω4 · z1 −
1
ω3 · z1 −
1
ω5 · z1
it is possible to deﬁne an equivalent natural frequency ωn1 and an
equivalent damping factor ζ1:
ωn1 :=
√
ω2n[
1 + (ωnTeq)
2] (7)
ζ1 =
1
2
ωn1
(
1
z1
− 1
ω3
− 1
ω4
− 1
ω5
)
(8)
After proper manipulations, eq. 6 can be reduced to the following
approximated expression:
Φerr(s)
Σ∆in(s)
= G · s
s2 + 2ζ1ωn1s + ω2n1
(9)
with the gain factor given by G =
(
ωn1
ωn
)2
2π
N+µb
1
Tref
. The ﬁnal
expression for the phase error, obtained by applying a step function
to the Σ∆ modulator, is given by:
Φerr(s) =
G
s2 + 2ζ1ωn1s + ω2n1
(10)
and it corresponds directly to equation 3. The smaller is the loop
damping factor ζ, the more accurate is the approximation in equa-
tion 10. Thus, the natural frequency can be calculated as described
in section 3.
However the use of Σ∆ fractional-N PLLs introduces a new
requirement for the correct applicability of the method. The in-
put step to the modulator needs to be large enough to overcome
the random effects of the modulator itself. If the input step is too
small, then the UP sequence is no longer monotonic and the ex-
tracted value of ω0 is no longer accurate. On the other hand, the
equations derived so far are based on the assumption that the PLL
is working in its linear region. If a large input step is applied, the
PLL may be pushed out of its linear region. In this case, the pre-
vious equations are no longer valid, but, as mentioned in [7], the
calibration method will still work, since the ﬁnal counter value can
be extracted from simulations. Alternatively, the counter can be re-
set whenever a pulse skip is detected: in this way the ﬁnal value
in the counter represents the number of UP (or DOWN) pulses oc-
curred during the linear part of the step response. In other words,
the counter starts to operate properly when the PLL leaves the fre-
quency acquisition mode and enters the phase acquisition mode.
5. SIMULATION RESULTS
The main parameters of the simulated PLL are resumed in table
1. The Σ∆ modulator is a MASH 4thorder and the parameters of
the Loop Filter are presented in table 2. Based on the simulation
results, the Σ∆ fractional-N PLL topology can be simulated with
a liner simulator such as Simulink; however the system behavior
has been also investigated through a Verilog implementation. The
use of Verilog provides the possibility to simulate a model more
close to a real PLL implementation, capable of capturing the non-
linear behavior of the system [6].
As already discussed in the introduction, the VCO gainKV CO
is the parameter with the poorest accuracy; the Σ∆ PLL was sim-
ulated with the nominal KV CO value and with a gain variation of
± 30% with respect to the nominal value. In ﬁg. 6 the counter be-
havior for the 3 differentKV CO values is presented. It is apparent
that the three curves reach different peaks according to the value
of KV CO; as the time proceeds the effects of the Σ∆ modulator
start to appear.
By substituting the values of the parameters in the equations
presented in section 3, the theoretical maximum counter values for
the three different VCO gains, are, respectively, 150, 123, and 106.
The values extracted from the Verilog simulation of ﬁg. 6 are 148,
122, and 105; these values closely match the predicted ones. The
counter behavior for different input frequency steps is presented
in ﬁg. 7. As the step is increased, overcoming the Σ∆ mod-
ulator noise, the measured values match very well the predicted
ones. In the same ﬁgure the results for both simulators, Verilog
and Simulink, are presented. Notice that the Simulink curves are
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very close to the curves obtained with Verilog, which conﬁrms that
the linear simulator describes accurately the transient behavior of
the Σ∆ PLL even for fairly large input frequency steps.
As previously discussed, the presence of a leakage current will
result in an average phase error different from zero. If the leakage
current is too large, even in lock condition of the PLL, the PFDwill
only produce UP pulses (for a negative leakage current) or DOWN
pulses (for a positive leakage current). The simulations show that
the calibration method is very robust to leakage currents: a ±1%
leakage current will produce less than ±6% deviation from the
nominal ωo. By observing the difference between the maximum
number of UP (DOWN) pulses and the maximum number of fol-
lowing DOWN (UP) pulses, it is actually possible to obtain the
polarity and a magnitude estimation of the static phase offset. In
fact, with zero static phase offset the length of the two sequence
would be the same; if a positive phase offset is present, the phase
error curve for a positive frequency step is shifted up with respect
to the zero offset curve: in this case the monotonic sequence of
UP pulses will be longer than the following sequence of DOWN
pulses.
fout N µb ICP KV CO
3.62MHz 139 0.375 10 µA 100MHz/V
Table 1. Design parameters.
CCP z1 ω3 ω4 ω5
18.158 pF 167kHz 500KHz 1MHz 5MHz
Table 2. Loop parameters.
6. CONCLUSIONS
A new method to calibrate the PLL transfer-function has been pre-
sented. The implementation does not require any additional ana-
logue component. The only extra circuitry necessary is an auxil-
iary PFD and a digital counter. This new approach does not offer
continuous calibration and it requires a calibration cycle, but it is
very simple and virtually no extra silicon area and no extra power
consumption is required. Moreover, this technique works for both
linear and non-linear PLL frequency step responses; also, it can be
used to estimate the static phase offset. The mathematical formu-
lation of the method has been veriﬁed with simulations based on a
Σ∆ fractional-N PLL topology, run both on Verilog and Simulink.
Results from both simulations closely match the theoretical values.
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